Verification Engineerの戯言
・Maximizing Component Reuse in SystemVerilog Using the Open Verification Methodology ・Sequences in SystemVerilog ・Abstract BFMs Outshine Virtual Interfaces for Advanced SystemVerilog Testbenches
聞いてみたい。
検証、Verification、SystemVerilog、OVM、Open Verification Methodology