Vengineerの妄想(準備期間)

人生は短いけど、長いです。人生を楽しみましょう!

DVCon2008 : NASCUG

Verification Engineerの戯言

DVCon2008で、NASCUGが(2/19)に開催されます。今回で8回目です。

Agenda
    Time 	Event
    8:30 - 9:00 am 	Registration/Continental Breakfast
    9:00 - 9:10 am 	Welcome and Agenda
                        Jack Donovan, ESLX, Inc.
    9:10 - 9:25 am 	OSCI Update
                        Mike Meredith, President, OSCI
    9:25 - 9:45 am 	SystemC as a Tool for Product Definition
                        David MacAdam, Integrated Device Technology, USA
    9:45 - 10:05 am 	An Approach to Reusing Architectural Models
                        Abhilash Nair, Texas Instruments (India) Pvt. Ltd, India
   10:05 - 10:25 am 	CORBA Based Co-Verification Methodology For System Design
                        Pascal Giard, ??cole de technologie sup??rieure, Canada
   10:25 - 10:40 am 	Break
   10:40 - 11:10 am 	How to apply TLM 2.0 to the "Real World"
                        Bill Bunton, ESLX Inc, USA
   11:10 - 11:30 am 	ARM's IP at the PV level and SystemC TLM 2.0
                        Nizar Romdham, ARM, UK
   11:30 - 11:50 am 	Lunch Buffet
   11:50 - 12:50 pm 	SPECIAL PRESENTATION:
                        OSCI TLM-2: Exploring the Growing Ecosystem of Commercially 
            Available Tools, IP Models, and Training Suppliers 
                        What's Available Now and Plans for the Future
                        Moderated by: Tor Jeremiassen, Texas Instruments, Inc.
   12:50 - 1:00 pm 	Door Prize and Wrap Up

20分しかランチタイムないぞ!