Verification Engineerの戯言 : SystemVerilogの世界へようこそ
UVMのREADME
Accellera Universal Verification Methodology version 1.0-EA (C) Copyright 2007-2009 Mentor Graphics Corporation (C) Copyright 2007-2009 Cadence Design Systems, Incorporated (C) Copyright 2010 Synopsys Inc. All Rights Reserved Worldwide
3社、お並び。。
検証、Verification、SystemVerilog、UVM、Unified Verification Methodology
